Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Moved]: Testing an oscillator made by me in Orcad 16.5

Status
Not open for further replies.

eletmoraes

Member level 2
Member level 2
Joined
Dec 20, 2011
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Porto Alegre / Brasil
Visit site
Activity points
1,578
I got this message after the simulation, as the picture below OSCILADOR CD4011.jpg



which may be the problem or what is missing?
 

You made an odd Cmos oscillator. Usually only two inverters are used but you have three. Fairchild shows a Cmos oscillator like yours.
Since you are using 2-inputs Nand gates then only one input should be used (connect the unused input to the positive supply voltage) then it will switch symmetrically.
The value of R1 should be at least 10 times higher than the other resistor.
 

Attachments

  • Cmos oscillator.png
    Cmos oscillator.png
    4.8 KB · Views: 82

I tried to ride another scheme using the CD4011 as the image and the waveform output.
ORCAD SCH. OSC CD4011.jpgosc.CD4011 (1).jpg

and the same circuit mounted on multisim 13 already has wave output. Because in multisim presents waveform at the output and Orcad not?
 

Your ORCAD simulation software does not know that the CD4011 has noise that it amplifies which causes it to begin oscillation.
Why did you use a CD4011A that is about 40 years old instead of a CD4011B that replaced it? Its datasheet shows an output high when both of its inputs are at half the supply voltage so I do not know why ORCAD shows an output low.

Usually a two-inputs gate as an oscillator uses only one input for an ocillator then the output will be a more symmetrical squarewave. Also usually the value of R2 is 10 times or more the value of R1 (the value of R2 is 100 times the value of R1 in my circuit) so that the frequency is not changed much when the supply voltage changes.
 

There's nothing wrong with the waveform in post #3, as far as is displayed. To see the oscillation, the anaylsis time must be increased to reasonable values (at least several ms).

The other question is what you see in Multisim? Are the RC values the same?

There might be a problem that an oscillator made from buffered standard gates (actually three transistor stages cascaded) can show parasitic ring oscillator effects. If they occur in SPICE simulation would depend on various simulation settings and is hard to predict.
 

I forgot to look at the ORCAD 'scope timing that shows a time period of only 1us.
Since the timing resistor is 68k and the timing capacitor is 22nF then the frequency is 374Hz and half of one cycle will take about 1337us.
Here is the formula:
 

Attachments

  • Cmos oscillator.PNG
    Cmos oscillator.PNG
    23.2 KB · Views: 79

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top