Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Moved]: regarding design for testability

Status
Not open for further replies.

swapna julakanti

Newbie level 4
Joined
Aug 27, 2015
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
47
guys
please help me in design for testability
any free online course or notes please share
thanks in advance
 

swapna julakanti

Newbie level 4
Joined
Aug 27, 2015
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
47
Re: regarding design for testability

iam new to course.subject name is design for testability
now the topic going is fault simualtion,scan test,scoap etc
 

kenambo

Full Member level 6
Joined
Feb 26, 2012
Messages
394
Helped
52
Reputation
104
Reaction score
48
Trophy points
1,308
Location
India
Activity points
3,843
Re: regarding design for testability

What test you are going to carry out? Is it analog Test or Digital tests?

If it is analog Tests Do you mean ESD latch up like that?

Can you please more specific on these?
 

swapna julakanti

Newbie level 4
Joined
Aug 27, 2015
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
47
Re: regarding design for testability

digital test kenambo
mainly scan design iam feeling tough which include muxed d scan cell,lssd,clocked scan,dft architectures like full ,partial and random scan
 

kenambo

Full Member level 6
Joined
Feb 26, 2012
Messages
394
Helped
52
Reputation
104
Reaction score
48
Trophy points
1,308
Location
India
Activity points
3,843
Re: regarding design for testability

Hi

check this PDF

www.ece.mcmaster.ca/~nicola/thesis/henry_masc_2004.pdf

If you are using Encounter RTL compiler you can find a detailed document of DFT (which include the scan chain and everything) in Cadence documentation.

Do you write RTL code? or you are checking RTL code with RTL compiler?

I hope you are testing. so better you study the cadence Encounter RTL compiler document It will be enough.

And check this PDF also.. I think this is what you need...

www.ece.ubc.ca/~elec578/notes2.pdf

If you need more information, share the specific thing you need.

thanks
 

dpaul

Advanced Member level 4
Joined
Jan 16, 2008
Messages
1,478
Helped
307
Reputation
614
Reaction score
303
Trophy points
1,373
Location
Germany
Activity points
11,065
Re: regarding design for testability

Read this book:
Testing of Digital Systems
Authors:
N. K. Jha, Princeton University, New Jersey
S. Gupta, University of Southern California
 

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
6,743
Helped
1,675
Reputation
3,348
Reaction score
1,644
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
50,733
Re: regarding design for testability

DFT should not add more than 1~10 % of the product cost depending on volume.

It should detection >99% of most common faults, which are related to manufacturing and design flaws. Advanced test design will also location >99% of faults.

There is a wide array of tools from BITE, (built-in Test equip), Analog, Digital, ATE low level and functional testers ($K xxx) POST, Auto-cal.

The most important aspect is for an experienced Test Engineer to be part of the design team from the start and ensure the design spec is detailed enough to use a starting point for Test verification.

Much of Design , in DFT is electro-mechanical as layout, chip, PCB and system interconnects are critical for access to test points. But there is also a lot of parametric tests and statistics involved with monitoring Quality with test results.

Xbar, 3 sigma and Design Margin Analysis and testing (Cpk) during DVT with all environmental stress tests incl HALT, that determine which subset of tests will be kept for production. HASS is another method for accelerating test margin to predict failures.
 

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
6,743
Helped
1,675
Reputation
3,348
Reaction score
1,644
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
50,733
Re: regarding design for testability

Most important is the Test Engineer is included in the design phse to ensure good specs ensure Prod Eng writes good specs to test . and doesn't become an afterthought.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top