Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[Moved] Re, GPMC timing simulation

Status
Not open for further replies.

hrny

Newbie level 3
Joined
Apr 24, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
Hi Experts,
Could someone help me in checking the timing analysis for GPMC interface in layout level simulation. Im new to this.
The GPMC interface (clock freq - 100MHz) connection is from AM4377 ARM processor to ASIC - NOR flash, asynchronous, non-multiplexed mode.
How to start with checking the timing characteristics for the layout.
what are all the parameters to be checked.

your suggestions are highly appreciated!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top