Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] [Moved] Need Help in designing Unusual Clock Dividers

Status
Not open for further replies.

sharanyakhamithkar

Newbie level 4
Joined
May 18, 2015
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
37
How to design the following unusual clock dividers and plot the timing diagrams using Cadence or Spice tool?
1 A glitch free odd integer clock divider with 50% duty cycle.
2 A glitch free non-integer clock divider with 50% duty cycle.
3 A glitch free non-integer clock divider without 50% duty cycle.

Please help!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top