Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[moved] How do you apply VHDL syntax tags?

Status
Not open for further replies.

wtr

Full Member level 5
Joined
May 1, 2014
Messages
298
Helped
29
Reputation
58
Reaction score
25
Trophy points
1,308
Activity points
4,092
ads-ee

How do you quote with "vhdl" code syntax recognized?

Regards
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,920
Helped
1,821
Reputation
3,652
Reaction score
1,801
Trophy points
1,393
Location
USA
Activity points
59,961
You can find a tutorial .

In a nutshell you use [/syntax] at the end of your code and you place

Code VHDL - [expand]
1
[/B] before your code. (I purposely reversed the ordering so the tags wouldn't take effect).

 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top