MOSTransistor Mismatch / Yield Analysis

Status
Not open for further replies.
M

MikeR

Member level 4
Joined
Dec 16, 2006
Messages
75
Helped
9
Reputation
18
Reaction score
3
Trophy points
1,288
Location
Belarus
Activity points
1,644
Hi, i read this paper, but i think it's very theoretical material.
As I remember you design current steering DAC, I have some papers which
can help you.
 

    raduga_in

    Points: 2
    Helpful Answer Positive Rating
Thanks Mike..for the papers..! .. I think still the paper I have quoted is a masterpiece
as it is regarded among the classical papers in VLSI design. As you have gone through it .. I think we can study it together.. of course if you don't mind ..

Thanks

Raduga
 

the pelgrom,s paper is nodoubt ia master piece,but how a circuit designer can implement it in circit
simulaor . suppose i know " ap " and "sp "
then how to run monte caralo simulation , this is very important .
 

An added note to some matched design, say 2 op-amp to get matched in a typical IN-AMP design, make sure Vds>Vds(sat) with a large headroom so that once one of the transistors in Op-AmpA is smaller than the same corresponding transistor in Op-AmpB, the final summed output from two Op-Amps won't make a large difference as one transistor goes into linear region, which finally deviates a lot from that in saturated region
 

Please check that now a days foundries as well
specify the mis-match in the form as given
by the Pelgrom's paper, here is the link where you can find
the Mismatch report



The file is

G-CR-MIXED_MODE18-1.8V_3.3V-MATCHING-REPORT.rar
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…