Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As some of your opinions,the former one may be better as the parasitic capacitance concerned.
I was just not sure if this would misfunction.
Now can you please tell me to what extent the former one is used. Can I use it instead of the latter
wherever the multipliers exist?
First schematic have 7 nets, second one have 6 nets. There are rules for LVS which allows them to be similar. The first is easier to layout because it does not require one connection. If the application is a cascode current source also mismatch is not improved because it is defined by the lower part. All other effects does not differ.
In terms of nosie, I have calculated it, no mater the flicker noise or thermal noise,
the two cases are with the same noise. Very clever, rfsystem, how do you get
this knid of intuition?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.