Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MOS bulk contact layout

Status
Not open for further replies.

Junus2012

Advanced Member level 4
Joined
Jan 9, 2012
Messages
1,395
Helped
46
Reputation
96
Reaction score
44
Trophy points
1,328
Location
Italy
Activity points
13,511
Hi

Kindly what is the difference betwwen the PWELL and in the PSUB if I want to make the bulk contact layout of the NMOS transistor

Regards
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,114
Helped
2,694
Reputation
5,368
Reaction score
2,294
Trophy points
1,393
Location
Germany
Activity points
44,061
You can find such constructions in double-well or triple-well processes, where you can implement isolated NMOS transistors.
In the following figure (from a public SMIC brochure) you can see the difference between the 2 NMOS bulks: isolated_LV_MOSFETs_SMIC.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top