Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

(Mixer design) IFp and IFn have same phase

Status
Not open for further replies.
Not particularly the caps. But a RF port common mode signal will be translated to an output common mode signal, just think. So my latest question was if your balun might be unsuitable by a exposing a high common output impedance and thus promoting feedthrough of the 2nd LO harmonic generated by MN0-MN3 non-linearity.

To rate the measured voltage levels, it would be interesting to know the output "transformer" self- and mutual inductance.

So stupid I am, I cannot fully understand what you said. However, I just use ideal balun (cadence RF library).

- - - Updated - - -

In the design of mixer u should become sure that:

1) RF transistor works in sat.

2) In half cycle one of LO transistors is off and the other one is on and other half wise versa.

3) While two LO transistors are on (middle of 2 cycles) they should be forced to work in saturation until the moment when one of them turns on and other one turns off.

All the transistors work in saturation region. I also tried to increase the VDD to enlarge the Vds margin of transistors. The problem still happens.

Do you understand clock feedthrough ?

So, the problem may be 10nF caps?? In the tutorial, 10nF caps were used. How much the block caps value I should use?
 

So stupid I am, I cannot fully understand what you said. However, I just use ideal balun (cadence RF
library).

- - - Updated - - -



All the transistors work in saturation region. I also tried to increase the VDD to enlarge the Vds margin of transistors. The problem still happens.



So, the problem may be 10nF caps?? In the tutorial, 10nF caps were used. How much the block caps value I should use?

No it is not about dc caps. But here ur problem is not feedthrough actually. It seems so wierd. Try only single RF input mixer to see if it gives the same answer or not.
 

Sorry if wasn't clear enough.

I see that in Cadence RF manual that the balun is specified with 50 ohm output impedance. So the common mode impedance isn't particularly high, but higher than the ideal LO voltage source.

In any case, the feedthrough is present. I'm not sure if the 2nd harmonics is mainly generated by MN0-MN3 transfer curve non-linearity or non-linear Cgs, in case of doubt both. Please consider that the 2nd harmonics of LOp and LOn are in phase, so they aren't cancelled by the symmetrical mixer topology.

Unfortunately the 2nd harmonic generated by transfer curve non-linearity will be send to the output even if the RF input is perfectly blocked.

It makes sense to watch the output through a low-pass filter which suppresses LO harmonics.
 

Sorry if wasn't clear enough.

I see that in Cadence RF manual that the balun is specified with 50 ohm output impedance. So the common mode impedance isn't particularly high, but higher than the ideal LO voltage source.

In any case, the feedthrough is present. I'm not sure if the 2nd harmonics is mainly generated by MN0-MN3 transfer curve non-linearity or non-linear Cgs, in case of doubt both. Please consider that the 2nd harmonics of LOp and LOn are in phase, so they aren't cancelled by the symmetrical mixer topology.

Unfortunately the 2nd harmonic generated by transfer curve non-linearity will be send to the output even if the RF input is perfectly blocked.

It makes sense to watch the output through a low-pass filter which suppresses LO harmonics.

I think out friend does not understand the words you use like common mode impedance and mn0-mn3 and etc. you have to explain in a simple way.

- - - Updated - - -

I dont think so feedthrough makes this 0 deg phase problem. There should be a major fault some where.

Try to remove baluns and do simple simlations like using Rl at the output or simulation without baluns.

- - - Updated - - -

what kind of balun are you using in cadence ???
 

I think out friend does not understand the words you use like common mode impedance and mn0-mn3 and etc. you have to explain in a simple way.

- - - Updated - - -

I dont think so feedthrough makes this 0 deg phase problem. There should be a major fault some where.

Try to remove baluns and do simple simlations like using Rl at the output or simulation without baluns.

- - - Updated - - -

what kind of balun are you using in cadence ???

Hi FvM and Ata_sa16

Thank for keep helping me.

I return to single balance mixer:

schematic
sbschematic.jpg

1 testbench WITHOUT balun
testbench_separate.jpg

LO signal
LO_separate.jpg

IF signal
IFout.jpg

2 testbench WITH balun (i am using balun in rflib of cadence)
testbench_balun.jpg

LO signal
LO_balun.jpg

IF signal
IFout_balun.jpg

3. If i use balun at IF output, IFP and IFN are not equal!!
balun_out.jpg
if_balun_out.jpg
 

I suggest to generate a fourier transform of the output signal (both single and differential ended) to better understand which signal components are actually present.

You should also increase the timing resolution of transient analysis for a cleaner output signal.

You can possibly optimize the ratio of wanted output signal to unwanted mixer products by reducing the LO drive level.
 
I suggest to generate a fourier transform of the output signal (both single and differential ended) to better understand which signal components are actually present.

You should also increase the timing resolution of transient analysis for a cleaner output signal.

You can possibly optimize the ratio of wanted output signal to unwanted mixer products by reducing the LO drive level.

Thank FvM,

The problem is I made wrong connections. I know I am so stupid. I am sorry because I wasted your time.

Anw, now balun may not be the problem (it slightly affects to the magnitude of IF signals). The below screenshots are the IF signals with and without balun.

Testbench
schematic.jpg

IF with balun
IF_w_balun.jpg

IF without balun
IF_wo_balun.jpg

However, this is the dft analysis at IFOUT node. Except LO signal at 4.9 GHz, there are many harmonic which larger than IF fundamental! Did I made sth wrong
fourier.jpg
 
Last edited:

However, this is the dft analysis at IFOUT node. Except LO signal at 4.9 GHz, there are many harmonic which larger than IF fundamental! Did I made sth wrong
View attachment 132661


you will have two tones at the output

Wrf-Wlo and Wrf+Wlo

and also your system has non-linearity so it may contain another tones.

Try to put a low-pass filter to get the main frequency.
 
I am going to design Gilbert cell mixer. There are many harmonic in the design

LO signal
LO spectrum.jpgLO.jpg

RF signal
RF.jpgRF spectrum.jpg

IFP signal
IF.jpgIF spectrum.jpg

After the balun and fiter, I got the final IF output
IF out.jpgIF out spectrum.jpg

I don't want to use filter so I want to design double balance mixer. Can I do sth to improve the performance?
 

There are many harmonic in the design.
There are probably three sources of non-linearity in your results
- inherent limitations of the low voltage design
- effects of non-optimal design parameters (transistor areas, bias, signal levels)
- simulation artefacts by insufficient time resolution in transient analysis
 
Honestly I don't know the reason. Do you think the low power design (low Vds transistors) cause this problem? I am trying to simulate with different supply voltage, I hope to see sth.

Increase the Vds margin does not help. So, my question is how to choose the transistors' size?
 

Show me your IFout after balun without LP filer.

The following screenshots show the simulation without low pass filter.

IFP (before balun)
IFP.jpg

IFout (after balun)
IFout.jpg

Ata_sa16, you helped me too much. I think my question is now so far. I should read more articles. Btw, if you know good papers about mixer, please recommend to me. There are too much for beginner like me. I would like to thank again for your help.

ktx2222
 

I found your mistake !!!!! :idea::idea:

tell me what is the value of your inductor ?!!?!?!?!

- - - Updated - - -

I have also set up simulation but i get 0 phase like you ? which connection u made wrong ?
 

can you show me how you take fft in cadence ? I forgot !
I mean how you get the spectrums ?
Click on the waveform you want to see the spectrum, then click Window => Assistants => Spectrum

dft.jpg
I found your mistake !!!!! :idea::idea:

tell me what is the value of your inductor ?!!?!?!?!

- - - Updated - - -

I have also set up simulation but i get 0 phase like you ? which connection u made wrong ?

I supply the VDD through 6nH inductor. I use 3 sources for my single balance mixer: RF, LOP and LON. I made mistake with RF and LOP, so IFP and IFN are totally different.

I think, IFP and IFN are in phase is ... normal. Because of high LO power. I am trying with double balance
 

imagine ur using 6nH inductor and u have cgd capacitance which is small lets say 100fF.

then your oscillation frequency is: 6.5 Ghz !!!!!!!

- - - Updated - - -

the problem is inductor ! when i use 500 ohm resistance as load it works

pss.png

- - - Updated - - -

and also your IF signal should be in Mhz, i do not understand why you mix 5Ghz with 2.5Ghz ??

it should be 2.5Ghz with 2.4Ghz !
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top