Missing design modules on testbench error

Status
Not open for further replies.
M

michaelScott

Junior Member level 2
Joined
Mar 19, 2022
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
161
Hello friends,
While simulating a design wrapper file. I am getting a error messages as seen below. Despite all the modules names are correct in the wrapper file Why i am getting these errors. Can you help me about that.
Thanks i advance
 

Attachments

  • p2.jpg
    258.7 KB · Views: 146
  • p1.JPG
    42 KB · Views: 135

Sort by date Sort by votes
@michaelScott
1. It is typical Xilinx IDE, you should have posted this in the FPGA forum! Please take care about such stuff in the future.
2. This design has some kind of a BRAM which needs to be generated as a Xilinx IP, this is missing.
 

Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…