Greg Nelson
Newbie level 1
- Joined
- Feb 3, 2015
- Messages
- 1
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 13
This is a similar topic to old threads, but with a new twist. I can't program the MicroSemi AGLN060 on one board, but I've been able to program it on several others. I'm looking for advice about what to look for to determine whether this is a fabrication problem, or whether I just have something configured wrong - since it's been a couple of months since I programmed the last one, maybe I just forgot something?
The output from the programmer is the same as in other posts:
I'm supplying power - 1.9V to one logic bank and to VJTAG, 3.6V to the other logic bank, 1.5V to the core. I'm operating under the assumption that VPUMP will be supplied by the part or the programmer - I never figured out which this comes from but it works on the other boards.
One question is whether the signal going to FPGA*FREEZE could matter or the external clock or reset signals could matter - I can't see how, since I think that which pins receive these signals is inherently part of the device programming which hasn't been done yet.
Are there particular things I should look at to try to identify the cause?
Thank you,
Greg Nelson
The output from the programmer is the same as in other posts:
Error: programmer '90378' : Signal Integrity Failure
Integrity Check Pattern Not Found.
Integrity Check Pattern :
550FAAF000FF0000FFFF
IrScan Error.
TDO stuck at 1
Chain Analysis Failed.
Error: programmer '90378' : Data Bit length : 8272
Error: programmer '90378' : Compare Data : (a lot of FFs, or a lot of 00s, varying from one attempt to another)
I'm supplying power - 1.9V to one logic bank and to VJTAG, 3.6V to the other logic bank, 1.5V to the core. I'm operating under the assumption that VPUMP will be supplied by the part or the programmer - I never figured out which this comes from but it works on the other boards.
One question is whether the signal going to FPGA*FREEZE could matter or the external clock or reset signals could matter - I can't see how, since I think that which pins receive these signals is inherently part of the device programming which hasn't been done yet.
Are there particular things I should look at to try to identify the cause?
Thank you,
Greg Nelson