Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Methods to recover setup and holdtime variations

Status
Not open for further replies.
E

elec_student

Member level 1
Joined
Nov 21, 2005
Messages
41
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
1,564
Hi,

I have few questions :
1. What are the methods to overcome setup and holdtime violations?
2. What is clock uncertainity and the difference between clock skew and clock uncertainity?
3. What is "time borrowing" concept in latches?


Please answer in detail if sumbody knows above questions.

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top