Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Meanning of ideal nets

Status
Not open for further replies.

evesjh77

Newbie level 5
Joined
Apr 12, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,342
In IC Compiler, there is a command all_ideal_nets.
But I don't know what it is....
I think it is net that is not routed.
But that command is executed pre Route stage.
Please tell me about that..
 

Ideal net means no RC could be associated to this net and the timing is independently of the routing.
It is only before routing you could used that, for example if you want to apply a specific buffer tree for huge fanout nets like scan enable, reset.
 
Thanks rca!!!
I perfectly understand about ideal net.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top