Dec 6, 2004 #1 H harryzhu Member level 3 Joined Oct 9, 2004 Messages 59 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,286 Activity points 627 In mixed-signal design, there's schematic in analog part, and verilog netlist in digital part, may calibre run LVS check based on this condition? How can I do it? Thanks for your help!
In mixed-signal design, there's schematic in analog part, and verilog netlist in digital part, may calibre run LVS check based on this condition? How can I do it? Thanks for your help!
Dec 6, 2004 #2 H Hughes Advanced Member level 3 Joined Jun 10, 2003 Messages 715 Helped 113 Reputation 226 Reaction score 26 Trophy points 1,298 Activity points 5,984 Calibre has a tool to change verilog to spice. But you need the spice netlist for each standard cell definition.
Calibre has a tool to change verilog to spice. But you need the spice netlist for each standard cell definition.
Dec 7, 2004 #3 H harryzhu Member level 3 Joined Oct 9, 2004 Messages 59 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,286 Activity points 627 I run v2lvs to convert verilog to cdl netlist by using as this: v2lvs -lsp stdcell.v -lsp *v -o output.cdl -s0 gnd -s1 vdd -v top_verilog.v But I met another question, since I define the bus such as cir[0-31], and which is not recognized, how can I resolve it? I know there's another way to run LVS using dracula in mixed-signal design, but I don't know the detailed flow.
I run v2lvs to convert verilog to cdl netlist by using as this: v2lvs -lsp stdcell.v -lsp *v -o output.cdl -s0 gnd -s1 vdd -v top_verilog.v But I met another question, since I define the bus such as cir[0-31], and which is not recognized, how can I resolve it? I know there's another way to run LVS using dracula in mixed-signal design, but I don't know the detailed flow.