Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Maintaining the port in the netlist in Fastscan

Status
Not open for further replies.

sivasankar

Newbie level 6
Joined
Jan 5, 2004
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
121
Hi,
We are using mentor dft tool "fastscan" for out atpg testing. Here we
want to generate WGL file for ATE, We could geneate WGL file for tester,
however the port signals order are specified in the netlist is not
maintained in WGL.
In netlist we have input signals and output signals are mixed, but while
generating WGL for tester, we see port signals are ordered as inputs
followed by outputs.
We want the fastscan tool to maintain the port signal as per the netlist
order in WGL. I would like to know the options that available to
maintain the port order as specified in the netlist.

Can any DFT folks help me?

Thanks
Siva
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top