Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LVS error shorted nets after flatten the design

Status
Not open for further replies.

alomari84

Newbie level 1
Joined
Sep 26, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
I faced an issue in LVS using hercules tool.
On Top level I have a block is initialized three times (the same block used three times) which are named MIX1, MIX2I, and MIX2Q.
MIX1 is connected to ground1, MIX2I and MIX2Q are connected to ground2. when I run LVS over FRAM view of the blocks using Black boxing no problems happened, but when I run it on CELL view (layout view) the LVS gave error that ground1 and ground2 are shorted in layout. I don't know why LVS considered the two grounds are shorted if the design is flatten but not if the design is hierarchical.
 

I faced an issue in LVS using hercules tool.
On Top level I have a block is initialized three times (the same block used three times) which are named MIX1, MIX2I, and MIX2Q.
MIX1 is connected to ground1, MIX2I and MIX2Q are connected to ground2. when I run LVS over FRAM view of the blocks using Black boxing no problems happened, but when I run it on CELL view (layout view) the LVS gave error that ground1 and ground2 are shorted in layout. I don't know why LVS considered the two grounds are shorted if the design is flatten but not if the design is hierarchical.

https://www.edaboard.com/threads/99088/ , it might help
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top