Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LVDS questions concerning clock pair freq. and the delay

Status
Not open for further replies.

colin_cheng

Newbie level 6
Joined
Jun 18, 2002
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
76
LVDS issue

I have a few questions about LVDS

LVDS:
(1) The clock pair frequency is different from the data pair frequency. What
is the skew requirements between clock pair and data pairs?
(2) How should I measure the delay: Is it from the crossing point of the
driver differential pair to the crossing point of the receiver differential
pair?
 

smanish

Member level 1
Joined
Jul 15, 2002
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
132
LVDS

Here it is a application note from TI(©)..... try it out.

ms
 

EEHardware

Advanced Member level 4
Joined
Apr 1, 2004
Messages
105
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
719
LVDS issue

please search LVDS Owner's Manual - 3rd Edition.pdf for detail information.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top