Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

lower frequency limit

Status
Not open for further replies.

ali8

Member level 2
Member level 2
Joined
Jan 1, 2011
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,646
I use a 256 samples/sec ADC to measure some time-series voltage signal. The ADC stores the data points (total of N points) and then once the measurement is done, it transfer them to the PC. We have a C++ program that do some DSP. Specifically, it do three stages of Kaiser-based FIR filtering followed by decimation (4,2,2). Then, a Hanning-based FFT Power Spectral Density estimate.

I noticed that with N=50,000 points measurement, the minimum frequency we get is 0.03 Hz.

Since the program was not written by me, and it is uncommented, it is hard to follow the details. My question: With 50,000 points and 256 points/sec, the total sampling time is 195.3 sec. This should correspond to a minimum frequency of 0.005 Hz, but we have 0.03 Hz. What is the reason for the discrepancy?

NOTE: the ADC card take its input from the analog output of a Lock-In amplifier, which have a 16-bit ADC and DAC.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top