low-voltage CMOS negative impedance converter

Status
Not open for further replies.

Shlapenka

Member level 1
Joined
Nov 13, 2009
Messages
34
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Lithuania
Activity points
1,528
Help needed

Hello everyone

Here's my problem: I am making a low-voltage CMOS negative impedance converter for analogue filter applications.

here is the scheme: **broken link removed**

I made transistors with these 0.35 um models : https://www.mosis.com/cgi-bin/cgiwrap/umosis/swp/params/ibm-035/t3bl-params.txt

I dont realy understand the purpose of V6 and V7 (they are bias, dont understand what that means)... What their values should be? And what use does Vdd have?

Tyvm for your answers!
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…