Low power testing in digital vlsi with effective fault coverage

Status
Not open for further replies.

vinod.khera

Newbie level 1
Joined
Oct 20, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,285
With the increasing complexity the orthodox shrinking testing technologies are not sufficient.

With the advent of ESL and other techniques we can reduce the testing power and time to test to a great limit
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…