Low power testing in digital vlsi with effective fault coverage

[vinod.khera]

With the increasing complexity the orthodox shrinking testing technologies are not sufficient.

With the advent of ESL and other techniques we can reduce the testing power and time to test to a great limit