Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Low coverage from Tetramax

Status
Not open for further replies.

Jennis

Junior Member level 2
Joined
Apr 24, 2011
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,444
I am getting the low coverage from TetraMax. There is no issue related to uncontrolleble clock and set/reset but the ATPG untestable faults are more, is this the issue?

Also from top-level coverage report , three sub-blocks having very low coverage (around 70%). These blocks are very small block and consists mostly the combinational logic, do I need to insert test point to those blocks? I tried to insert some test-points but it did not improve test coverage.

Could anybody suggest how can I fix the low covearge or what are the reasons for low coverage.

Thanks
 

skal81

Full Member level 2
Joined
Jan 19, 2005
Messages
121
Helped
37
Reputation
74
Reaction score
18
Trophy points
1,298
Activity points
1,478
I've experienced some low coverage problem with block having a lots of fixed values. In my case I had a programmable filter with a hard wired coefficient selection block. Because there was a lot of tie cells, the coverage was quite low (untestable). Fixed value could be a hint.
If that's the case it might be difficult to improve scan coverage (as for my case I implemented a direct test of the filter response to compensate the low coverage).
 
  • Like
Reactions: Jennis

    Jennis

    points: 2
    Helpful Answer Positive Rating

Jennis

Junior Member level 2
Joined
Apr 24, 2011
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,444
Thanks skal81!

My design have some tie cells but I am not sure if that is the reason. My design having around 4k untestable faults which are coming due to primary constraints. Is it expected results. I am setting some ports to constant to make the design in scan-mode , but due to this various internal nodes getting fixed value 1/0.

Could anybody experienced this kind of issue (due to primary constraint setting) then please let me know any fixes.

Thanks
 

skal81

Full Member level 2
Joined
Jan 19, 2005
Messages
121
Helped
37
Reputation
74
Reaction score
18
Trophy points
1,298
Activity points
1,478
I forgot one point. Try to run the following command
report_fault -all > fault_report.flt
It will dump all the fault Tetramax detected and there class like this:
sa1 UT net1
sa1 NO net2
....
The second column is the class code, and it will indicated you the reason the net cannot be test. For example here UT is undetectable-tied and so on. You will find the meaning of the code in the manual or in the report given by the following command:
report_summaries

Using those data you can try to check what fault are not tested and the nets creating the problem.
 

Jennis

Junior Member level 2
Joined
Apr 24, 2011
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,444
Thanks , I was using that command and found that most of the faults are due to primary constraints. I did some modification in RTL and now coverage is okay.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top