Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Loop gain simulation of voltage reference using the beta-multiplier

Status
Not open for further replies.
shaq

shaq

Full Member level 5
Joined
Jul 23, 2005
Messages
311
Helped
14
Reputation
28
Reaction score
4
Trophy points
1,298
Activity points
3,397
How to break the loop to simulate loop gain using spectre or hspice in this ciruit?
 

Attachments

  • circuit.png
    circuit.png
    25.4 KB · Views: 144

I think it shouldn't matter if you break the loop between M2 & MA1 , or between M1 & MA2 .
 

It is better to break at MOS' gate. Besides erikl's statement, there is an another loop from MSU3.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top