Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For Lock Detector
just use xor gate with inputs up & down (PFD outputs) if the PLL at lock the up & down will be identical & the Xor will stick to 0 other wise the Xor will toggle
you can use DFF & samples the XOR out with the reference frequency