Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
to start with... a divide by two is output of DFF connected to its input through a inverted.
a divide by four is output of DFF connected to its input through a xor with other input being the output of divide by two ... kind of optimized cascase of two divide by two circuits t o give you divide by four.
Search for "clock dividers made easy" in forums.. you'll find a good SNUG paper on this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
