indomitable12345
Member level 1
i have a vhdl project which i want to synthesize.........i need some tool to synthesie logic from it and map it onto a .35 um standard cell library which i have.......can anyone suggest me some free tools for asic logic synthesis.........also i want some free tools for place and route.........