Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Logic Racing Problems Or Measurements

Status
Not open for further replies.
When does a tech. test for Logic Racing?

What causes Logic Racing Problems?

Bad design and component variation with supplier and temperature.

When a flipflop or register has an edge sensitive clock with data changing just before that, it is a race to see which edge arrives first.

If however a series of flipflops are cascaded but all clocked by the same edge, then the data is forced to be change after the clock. If the clock is too fast for data to settle, then another race condition can happen, in which case, one can decide to force the race to win by several methods such as; using an opposite phase , or a staggered or a slower clock.
 

So a Logic Race is a time difference/duration between a Clock signal compared to data or what logic signals?
 

Yes it is always between 2 or more signals.

If two signals in an OR gate which are opposite and change at the same time, you can expect a glitch from this race between two simultaneous changing inputs each which drive the output.
 

But when would you want to measure a logic Race or how do you know there is a Logic Race problem?
 

when u get truthful answers in logic, unlikely there is a race.

If you seem to be getting illogical responses or a glitch, then you can suspect this unstable condition and research the design. Others are suspecting other forms of unstable conditions in these questions.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top