Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

loading SDF during simulation

Status
Not open for further replies.
M

meir

Junior Member level 3
Junior Member level 3
Joined
Jan 16, 2013
Messages
26
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,283
Visit site
Activity points
1,431
is it possible to load the SDF file during simulation ?
for example in the testbench
Code: 
initial begin
   wait(top.i_dut.i_module.signal === 1'b1)
   $sdf_annotat(...);
end
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top