Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LNA Design and its power consumption regarding

Status
Not open for further replies.

vlsi_int

Newbie level 5
Newbie level 5
Joined
Feb 23, 2013
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,330
1. For the last part it is said that design for a gain of 15dB but they have not used any of this for their design aspect so how can you calculate the gain of the finally designed LNA.

2. Also kindly say how can i calculate the total power consumed after i have designed my LNA.

3.If i remove the load resistor and replace that with an inductor and an equivalent capacitance to resonate how is that equivalent to the having resistor.

I request you to kindly help me. I am attaching the PDF so that you will know what i am talking about. Thanks in advance.
(all of them refer to last pages i.e last model and its before)View attachment Tutorial2_LNAS_TSEK03_Typed.pdf
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top