Non AMP

linking schematic & verilog code..

Thread starter vijay_1285
Start date Mar 19, 2007

Status: Not open for further replies.

Mar 19, 2007

#1

V

vijay_1285

Newbie level 5

hi guys,
how do i link the schematic/block file(*.bdf) and verilog file(*.v)..??
i'm using altera's quartus 2 software...

Mar 22, 2007

#2

M

maksya

Full Member level 3

If you have *.v file just use "create symbol from the current file" (file menu)... And also vice versa - you can generate a Verilog code from *.bdf

Mar 22, 2007

#3

V

vijay_1285

Newbie level 5

thanx for ur reply...

Status: Not open for further replies.

Similar threads

C
need help with verilog coding a morse code to ascii decoder
- Started by combat5
- May 28, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
S
Cannot identify inferring latches in code
- Started by sims0702
- Apr 12, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design