Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Link and description of Defgen 3.2

Status
Not open for further replies.

jimjim2k

Advanced Member level 3
Joined
May 17, 2001
Messages
996
Helped
23
Reputation
46
Reaction score
13
Trophy points
1,298
Activity points
7,270
Defgen 3.2 is an automatic Test Pattern Generator (TPG) software tool for combined IDDQ and/or voltage testing for combinational circuits using basic gates.
The Defgen system consists of several TPG and fault simulation tools.
TPG process is split into two phases:
1. Test pattern generation for fault detection and fault coverage is expressed by fault conditions coverage.
2. Defect localization based on a selected library (the defect library can be modified by user).
All TPG and fault simulation tools run in an user-friendly graphical environment.
Input: circuit description is in ISCAS'85 and EDIF formats.
Outputs: Test set, lists of non-covered and covered fault conditions and defects

Tools
DetGen (Deterministic generator)
RndGen (Random generator)
Sim (Simulator)
FaultSim (Fault simulator)
LocGen (Localization generator)
Edif/Iscas (Convertor between EDIF and ISCAS'85 formats)

Supporting tools
Automatic Library Builder (ALB)



1.h**p://ups.savba.sk/diag/download/DefGen/

* -> t
tnx
 

mihotron

Member level 1
Joined
Jun 13, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Bulgaria
Activity points
183
do you know others fault simulators or some materials for it
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top