Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
your so called PIN DIODE model may be innacurate.
in particular, it might not be simulating the I region thickness propperly, and the resulting transit time effects from an RF signal
and yes, a limiter needs a DC return path, AND an analysis program that can handle DC bias levels and rectification
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
