Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No. However, newer process has via density requirement but usually it is too low a density that is a problem.
In the "past", it is a practise not to cover an area with maximum number of via as the huge number of vias will slow down the operation of the computer, make DRC/LVS run much slower and increase the disk size of the database. I think these problems do not exist anymore.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
