[SOLVED] Light-cycle game [HELP]

Thread starter zilch
Start date Oct 24, 2014

Status: Not open for further replies.

Oct 24, 2014

zilch

Member level 2

i tried running this game using FPGA Cyclone 4, and it's clean (no errors). but the output on the monitor doesn't display anything.

please help me figure out why isnt it displaying anything.

also i have questions regarding the pin assignments.

for example, output red [3:0], is it required to use 8 bit?

- - - Updated - - -

here's the link of the game https://www.youtube.com/watch?v=YPGCDtlKM44

and the code is given already.

Status: Not open for further replies.

Similar threads

S
Nexys 4 DRR Collision Detection for Labyrinth Game
- Started by Sputnik12
- Apr 4, 2022
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
F
VHDL using a stimulus for one clock cycle
- Started by FPGAwarrior
- Jun 22, 2022
- Replies: 11
PLD, SPLD, GAL, CPLD, FPGA Design
Microchip FPGA : Need help in some PCIe Throughput calc
- Started by dpaul
- Sep 14, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
[SOLVED] Please help for Data transferring between Verilog Modules
- Started by EDA_hg81
- Aug 12, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
C
Seeking Help with VHDL Timing Issue in Arithmetic Operation
- Started by chandra1502
- Aug 29, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design

[SOLVED] Light-cycle game [HELP]

zilch

Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency