Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Library file during synthesis

Status
Not open for further replies.

meet81193

Newbie level 5
Joined
Jun 21, 2015
Messages
8
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
52
As we know that in library we have cell information. In cell information we have max_transition time details related with that cell pin.

Now does this transition time for that cell remains static with changing in input frequency during my gate level simulation?

If no, on what will be its next value? what if it got violated?

If yes, explain.

Thanks you, in advance.
 

Max transition is the transition for the highest load which is characterized in the library. it is associated with the output pin of the cell. this tells you that the max transition that is allowed at the pin. it has nothing to do with the frequency. the output transition will depend on the input transition and that you have to transition of the pin within the bounds of max transition.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top