Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess the ground of this verilogA block is different from analog ground. You should find which GND is the reference of it and connect the correct symbols on the testbench to each other.
I have no experience with this. I just see your post.
I recognized that none of the voltages in the schematic show the unit "V". .. just in the macro view.
Maybe it mis-interprets the "V"? can you omit the "V" to see what happens?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
