Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LEC unreachable point for dlatch of clock gating

Status
Not open for further replies.

cnlionking

Junior Member level 1
Joined
Apr 19, 2007
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,395
lec unreachable

Hi , why LEC assume the D-latch of clock gating be unreachable point ?
why can't observe the output of the D-latch ?
thanks .
 

jaydip

Member level 3
Joined
Jun 7, 2008
Messages
64
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,288
Activity points
1,665
clock gating d latch unreachable

clock gating is present in your netlist only.. you dont have clock gating in your RTL design (verilog) ... this means in RTL, latch is unreachable because it is not present at all in RTL . ..


hope it helps ..
 

cnlionking

Junior Member level 1
Joined
Apr 19, 2007
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,395
gating be

thanks jaydip, but , as your description , these latch should be classified to Extra ...
 

jaydip

Member level 3
Joined
Jun 7, 2008
Messages
64
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,288
Activity points
1,665
set flatten model -gated_clock

dont have access to LEC documentation .. so cant comment .. can you check it over there ?? formality does not classify points as extra or unreachable, I guess ...
 

cnlionking

Junior Member level 1
Joined
Apr 19, 2007
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,395
clcok gating

yes Jaydip , the LEC have the classify of Extra and unreachable .
there are include two question ,
1. if these Dlatch is not RTL , then why LEC didnot classify them to be Extra .
2. why the D_latch of clock gating is unreachable ? (that is why them can't observe or not affect the output ?)
 

NITIN BHARDWAJ

Junior Member level 2
Joined
Sep 23, 2006
Messages
21
Helped
0
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,397
lec extra revised

Hi Jaydeep,
As clock gating cell is only present in netlist. Using set flatten model -gated_clock in LEC dofile make it unreachable. Basically it converts or model netlist and make mux feedback structure on revised side too ,which then become same as on golden side. Now as the CG cell is no more in the clock path of flop(virtually),So it becomes unreachable.

Hope it clears.

Regards;
Nitin
 

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
206
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
clock gating

u have to model the clockgating in lec to make understand tool about the cg latches
 

cnlionking

Junior Member level 1
Joined
Apr 19, 2007
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,395
clock gating latch

thanks all for reply ,
now in my understand , I think the reason is using
option of 'set flatten model -gated_clock' , it will remodel the clock gating logic in netlist , convert the logic be same as RTL , then the D-latch be deleted (or convert as combinational logic), so it have no obseve point (not ff ,not PO, not keypoint) , so it be classified in unreachable .
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top