Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This is an old post not sure if this resolved. But LEC has analyze retiming -pipeline commands which can be added in the script to handle retiming scenario's.
Also if your using RC for synthesis the basic commands are exported in the dofile automatically.
I am not sure of the algo that would run inside. But what i have seen is that when i have retiming in thenetlist i see aborts as LEC would push all logic to the PO which cause a huge combo loop.
When we use this switch it analyzes the design for retiming and does appropriate changes in the revised logic to be compared.
Youc an try this without and with and you will see the change in the schematic.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
