Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LEC and corresponding situation

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Visit site
Activity points
6,828
How to take care of retiming during LEC if retiming is done during synthesis?
 

This is an old post not sure if this resolved. But LEC has analyze retiming -pipeline commands which can be added in the script to handle retiming scenario's.
Also if your using RC for synthesis the basic commands are exported in the dofile automatically.
 

What will this retiming -pipeline do to take care of retiming during LEC?

Regards
 

I am not sure of the algo that would run inside. But what i have seen is that when i have retiming in thenetlist i see aborts as LEC would push all logic to the PO which cause a huge combo loop.

When we use this switch it analyzes the design for retiming and does appropriate changes in the revised logic to be compared.
Youc an try this without and with and you will see the change in the schematic.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top