Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Layout of Ideal OPAMP in Cadnece

Status
Not open for further replies.

noor84

Member level 5
Joined
Dec 27, 2017
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
688
Hi all,

I am a new to learn Cadence Virtuoso,
Please, is it possible to make layout for the Ideal OPAMP that is existed in ahdllib?
Also, is it possible to make layout for the Ideal DAC that is existed in ahdllib?

Thank you in advance,
 

No, because layout means you just "got real". Left "ideal" behind.

If anyone tells you a transistor-level schematic is an ideal op amp they are a liar.

Conversely ideal op amp models use ideal sources and such, which can't be had to lay out.
 

No, because layout means you just "got real". Left "ideal" behind.

If anyone tells you a transistor-level schematic is an ideal op amp they are a liar.

Conversely ideal op amp models use ideal sources and such, which can't be had to lay out.
Thank you for your reply
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top