Layout from Verilog code

Status
Not open for further replies.

Eminent.Engineer

Member level 3
Joined
Oct 8, 2012
Messages
54
Helped
10
Reputation
20
Reaction score
10
Trophy points
1,288
Activity points
1,630
Hi
I have designed my system in Verilog HDL now I want to design Layout of the complete system using CADENCE tool from verilog code, so kindly mention the steps involved.
if any related reading material is available then kindly post the links that will be really helpful.

Thanks to all.
 

use soc encounter

if u have std cell libraries

just google it

will get lot of materials
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…