Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Layer allocationin Cadence design

Status
Not open for further replies.

Alfie_Guo

Newbie
Joined
Mar 10, 2022
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
36
Hi there,

I am learning how to make integrated circuit design in Cadence, and starting with an inverter. For the layout design, I noticed that someone aligns the pins(Vin, Vout, Vdd, Vss, etc.) to the metal layer while someone aligns them to the poly layer. Which one is correct? What is the difference between selecting different layers for the pins?

For my design, I imported the components directly from the schematic design. Yet, I don't know exactly which layer are these pins assigned to.

Thank your for asistant.

Best regars,
Aofei

1670010010467.png
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
8,110
Helped
2,272
Reputation
4,554
Reaction score
2,292
Trophy points
1,393
Location
USA
Activity points
64,849
You can pin connect to any layer that is in the extract rules connect statement list. Those same rules say how connectivity passes from layer to layer. The only requirement for the pin layer is, that it should be poly/pin for poly/drawing, met3/pin for met3/drawing, etc.

You may also see in some kits, net naming by text-on-drawing-layer.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top