Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Latch and Flip-Flop as a sequential circuit

Status
Not open for further replies.

bala9383

Member level 1
Joined
Jun 1, 2007
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,570
1. 1. Is Latch is a sequential ckt.???
If so, explain?

2. As Latch doesnt have a clock signal, how it can be called as a sequential circuit??
 

onlymusic16

Full Member level 2
Joined
Sep 19, 2007
Messages
129
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
1,959
Re: Latch and Flip-Flop

Any circuit that can hold data is a sequential circuit, thats the main difference between a combo logic and sequential logic.

Hope that helps.

Added after 50 seconds:

hold data (store data), should not be confused with hold time:D
 

rameshchand

Member level 4
Joined
Sep 11, 2007
Messages
69
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,288
Activity points
1,543
Re: Latch and Flip-Flop

latch is a sequential circuit only difference between latch & flipflop is latch is a level triggering device flipflop is a edge triggering device.
 

sekapr

Advanced Member level 4
Joined
Jul 27, 2006
Messages
100
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Activity points
1,680
Re: Latch and Flip-Flop

latch is a sequential circuit
 

quan228228

Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,571
Re: Latch and Flip-Flop

Latch has clock input.
And Flip-flop is composed of two latches.
 

salma ali bakr

Advanced Member level 3
Joined
Jan 27, 2006
Messages
971
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
Re: Latch and Flip-Flop

when a circuit has a state (its output depends not only on the current input, but also on the previous inputs) then it's considered a sequential circuit or logic :D
 

vamsi_addagada

Full Member level 2
Joined
Jul 5, 2007
Messages
132
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Location
bangalore
Activity points
2,071
Latch and Flip-Flop

hi
latch is level triggerinng is the contain haveenable signal .FF are edge triggering .ff are made up with latch

vamsi krishna
 

mohaddin

Newbie level 6
Joined
Nov 24, 2005
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,328
Latch and Flip-Flop

Hi
Latch is a level sensitive, but FF is a edge triggered.

regards
Moha
 

sykab

Member level 2
Joined
Apr 26, 2008
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,590
Re: Latch and Flip-Flop

Latch is called a sequential circuit because it doesn't depend only on its actual inputs. It also depends on its previous state, this is, the previous output.
Look at this image



Good luck
 

badola

Member level 5
Joined
Jan 4, 2008
Messages
90
Helped
7
Reputation
14
Reaction score
5
Trophy points
1,288
Location
bangalore
Activity points
1,796
Re: Latch and Flip-Flop

• Both latches and flip-flops are circuit elements whose output depends not only on the present inputs, but also on previous inputs and outputs.
• They both are hence referred as "sequential" elements.
• In electronics, a latch, is a kind of bistable multi vibrator, an electronic circuit which has two stable states and thereby can store one bit of of information. Today the word is mainly used for simple transparent storage elements, while slightly more advanced non-transparent (or clocked) devices are described as flip-flops. Informally, as this distinction is quite new, the two words are sometimes used interchangeably. [wiki]
• In digital circuits, a flip-flop is a kind of bistable multi vibrator, an electronic circuit which has two stable states and thereby is capable of serving as one bit of memory. Today, the term flip-flop has come to generally denote non-transparent (clocked or edge-triggered) devices, while the simpler transparent ones are often referred to as latches.[wiki]
• A flip-flop is controlled by (usually) one or two control signals and/or a gate or clock signal.
• Latches are level sensitive i.e. the output captures the input when the clock signal is high, so as long as the clock is logic 1, the output can change if the input also changes.
• Flip-Flops are edge sensitive i.e. flip flop will store the input only when there is a rising or falling edge of the clock.
• A positive level latch is transparent to the positive level(enable), and it latches the final input before it is changing its level(i.e. before enable goes to '0' or before the clock goes to -ve level.)
• A positive edge flop will have its output effective when the clock input changes from '0' to '1' state ('1' to '0' for negative edge flop) only.
• Latches are faster, flip flops are slower.
• Latch is sensitive to glitches on enable pin, whereas flip-flop is immune to glitches.
• Latches take less gates (less power) to implement than flip-flops.
• D-FF is built from two latches. They are in master slave configuration.
• Latch may be clocked or clock less. But flip flop is always clocked.
• For a transparent latch generally D to Q propagation delay is considered while for a flop clock to Q and setup and hold time are very important.
Synthesis perspective: Pros and Cons of Latches and Flip Flops
• In synthesis of HDL codes inappropriate coding can infer latches instead of flip flops. Eg.:"if" and "case" statements. This should be avoided sa latches are more prone to glitches.
• Latch takes less area, Flip-flop takes more area ( as flip flop is made up of latches) .
• Latch facilitate time borrowing or cycle stealing whereas flip flops allow synchronous logic.
• Latches are not friendly with DFT tools. Minimize inferring of latches if your design has to be made testable. Since enable signal to latch is not a regular clock that is fed to the rest of the logic. To ensure testability, you need to use OR gate using "enable" and "scan_enable" signals as input and feed the output to the enable port of the latch. [ref]
• Most EDA software tools have difficulty with latches. Static timing analyzers typically make assumptions about latch transparency. If one assumes the latch is transparent (i.e.triggered by the active time of clock,not triggered by just clock edge), then the tool may find a false timing path through the input data pin. If one assumes the latch is not transparent, then the tool may miss a critical path.
• If target technology supports a latch cell then race condition problems are minimized. If target technology does not support a latch then synthesis tool will infer it by basic gates which is prone to race condition. Then you need to add redundant logic to overcome this problem. But while optimization redundant logic can be removed by the synthesis tool ! This will create endless problems for the design team.
• Due to the transparency issue, latches are difficult to test. For scan testing, they are often replaced by a latch-flip-flop compatible with the scan-test shift-register. Under these conditions, a flip-flop would actually be less expensive than a latch. Read a good article on problems of latch published in eetimes long back !!
• Flip flops are friendly with DFT tools. Scan insertion for synchronous logic is hassle free.
 

asicganesh

Member level 3
Joined
Oct 18, 2007
Messages
58
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,681
Latch and Flip-Flop

I think bala9383 got confused between synchronous circuit and sequential circuit..
 

basha_vlsi

Junior Member level 2
Joined
Mar 19, 2008
Messages
23
Helped
11
Reputation
22
Reaction score
7
Trophy points
1,283
Location
Hyderabad, India
Activity points
1,385
Re: Latch and Flip-Flop

As latch can hold (store) data it is a seq element
more over latch is level triggered and flop is edge triggered
 

ljxpjpjljx

Advanced Member level 3
Joined
May 5, 2008
Messages
972
Helped
80
Reputation
162
Reaction score
55
Trophy points
1,308
Location
Shang Hai
Activity points
4,679
Re: Latch and Flip-Flop

latch is level sensitive, register is edge sensitive!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top