Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

kickback noise in dynamic latched comparators- analysis/ measurement in cadence

Status
Not open for further replies.

ANNMARY

Newbie level 3
Joined
May 13, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
how can we analyse kickback noise of dynamic comparator in cadence?? steps? how can we measure different types of noise in comparators??


how can we differentiate total noise from kickback noise component??
 

how can we differentiate total noise from kickback noise component??

Kickback noise (charge injection from switch) is generated only during the switching events.
 

I wouldn't hold out much hope of getting a good combined
DC+clock noise, they would need two different analyses.
But I expect you will find that one dominates so much,
that one could be neglected. My bet's on the clocks.

One question is, is there any mode where the comparator
has a straight-through high gain continuous-time functionality?
If no, then you can't really get at LF noise.

When clocked it's likely that LF noise will be aliased up near
the clock frequency, so maybe LF self geneated noise is irrelevant.

For kickback I recommend setting it up as application-realistically
as possible; the degree of kickback voltage depends greatly on
the input terminal impedances, as does the settling back from it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top