Kick Pulse Generator

KingDarius6288

Junior Member level 2
Joined
May 10, 2019
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
210
Hi,

I'm looking for a MOS transistor circuit that generates a kick signal at power on (when the power supply is applied to the circuit). Could you please point me to a reference/document that describes the behavior of such a circuit?
 

Some specifics :

1) Pulse width needed
2) Pulse load description, power of current or V needed.
3) Pulse width accuracy ?
4) Pulse V when high ?
5) Power supply available to power circuit ?
6) Origin or source of pulse enable input ? Is it noisy, ? Its risetime ?
7) Any special environmentals ?
8) Pulse sequencing, do you need to sequence load startups ?
9) Why MOS transistor, is this an IC design problem ?

Regards, Dana.
 

Hey Dana,

1- pulse width =2u
2- The output kick signal ( VL=0, VH=0.8) is applied to the gate of a MOS ( CL=10fF)
3- The pulse width accuracy is not that critical ( 2u +/- 20%).
4- Power supply to the circuit is 0.8. Its can be increased t0 1.8 if necessary
6- There is no enable signal, the circuit needs to generate the kick signal upon power up.
8- No pulse sequencing
9- Yes, its on chip.

Thanks
 

Ic= CdV/dt = 1e-16 * 0.8V / 2e-6 = 40 pA in 2us or 400 pA in 10% of 2us.
Thus Rs max = 0.8V / 400 pA = 2to 20 Gigs pullup (??) assuming RC = 64% that is not much of a kick.

Is your question how to make a unipolar one-shot , show the device characteristics in detail and PSU rise time.
--- Updated ---

Although your question is poorly defined, this may be what you are looking for.

 
Last edited:
Search for "POR" and "power-on reset" for common
approaches. You should consider what the supply
turnon event looks like as various "trigger" schemes
may have dependencies that defeat it in application.
Such as a dV/dt trigger needing a minimum supply
slew rate, or a POR which doesn't get back to the
"reset" state leading to a failure to reset if the supply
hasn't been "dark" for long enough. Build yourself the
"challenge cases" to demonstrate robustness or reveal
its lack, according to what the application has to say.
 
Thanks
--- Updated ---

Thanks.
 

Cookies are required to use this site. You must accept them to continue using the site. Learn more…