Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Jitter of spreading spectrum clock

Status
Not open for further replies.

hmsheng

Full Member level 4
Joined
Dec 17, 2003
Messages
219
Helped
26
Reputation
52
Reaction score
10
Trophy points
1,298
Location
China
Activity points
1,556
(1)How to define the period jitter, cycle to cyle jitter (or short-term jitter), and accumulated jitter (or long-term jitter) of a spreading spectrum clock like following attached figure?
(2)Which one is important of period jitter, C-C jitter, and ACC jitter for spreading spectrum clock?

Another problem about jitter simulation:
 

may be you can see the same point of period
 

The period jitter and accumulated jitter should be large because of the time-varying frequency in the preading spectrum clock. But the cycle-to-cycle jitter can be kept small because the spreading frequency is much less than the clock frequency. The cycle-to-cycle jitter is the right parameter for calculating the margins for set-up time and hold-on time. So, I think only the cycle-to-cycle jitter is meaningful for the spreading spectrum clock. Am I right?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top