Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

JFET common source amplifier

Status
Not open for further replies.

connect0715207

Newbie level 4
Joined
Jun 30, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
voltage divider JFET common source amplifier with output voltage biased at the half of supply voltage.
what does the above sentence mean???
 

The sentence is incomplete, but I believe that the gate's bias must be set with a voltage divider such that at idling the drain voltage (of a JFET connected as common source amplifier, thus its output is the drain) is equal to half the total supply voltage.
 

But a Jfet is a depletion FET, its gate needs to be below its source voltage so a voltage divider is needed at the source, not at the gate. A single source resistor to ground will bias it and the gate can be at 0VDC. The source resistor can have a parallel bypass capacitor to increase the AC voltage gain.
 

want to design voltage divider JFET common source amplifier using load line analysis and the output voltage should be biased at the half of supply voltage.
Given:- Power supply = 15V, Power consumption < 5mw , voltage across drain and source = 7.5V
JFET device specification:- Idss = 12mA, Vgs(off) = -3V
 

You are correct, just like old fashioned vacuum tubes! Gate (grid) at 0v, source (cathode) self biases with a resistor.
 

I don't see why a voltage divider would be used, a (possibly capacitively bypassed) source resistor is however necessary.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top