Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

It's about time (Cadence's white paper)

Status
Not open for further replies.

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,749
Cadence's web:
h**p://www.cadence.c0m/redirects/verif_wp/intban.html

White Papers
.It's About Time -
Requirements for the Functional Verification of Nanometer-Scale ICs
(page 1 ~ page 17)

Click to get the 4451_IncisiveWP_FNL.pdf file.

Contents
1. Overview
2. Functional Verification Drivers
3. Today's Fragmented Verification Methodology
4. Unified Verification Methodology
5. Unified Verification Platform Requirements
6. Conclusions
Appendix: Critical Functional Verification Issues
---<<< Verification is an exercise in risk management >>>---
Summary
In this document, it highlights the problem (fragmentation)
in today's verification methodology and also points the
right direction to do the verification:
a unified verification methodology based on
the unified verification platform.
------------------------------------------------------------
Suggestion
I think the concept described in this paper
might be helpful to the design/verification engineers.
(Digital or SoC design)
------------------<<< It's about time >>>-------------------
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top