Issue with Quartus II SignalTap II

Status
Not open for further replies.
H

highstreets

Newbie level 4
Joined
Mar 15, 2011
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,316
Hi guys, I have compiled my VHDL coding in Quartus II and proceeded to SignalTap for simulation. However, when I tried to click 'run analysis' button under 'Processing' tab in SignalTap II Logic Analyzer each time it generates a new waveform.

I have verified my design in Modelsim and it works fine. Now I'm trying to implement my design into FPGA board and see if it matches.

Please help. Many thanks.
 

You didn't tell why you assume the same waveform (reproducable combination of input signals, trigger conditions).
 

The design I'm working on will generate a periodic sine wave. That's why I'm assuming the results that I got from both simulators should be the same.
 

I don't exactly understand how you are applying SignalTap II. It's a debugger rather tha a simulator. To check for possible timing issues and other constructs that don't work in synthesis, you can perform a gate level simulation of the routed design with ModelSim.
 
Reactions: zel

    zel

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…