Is the parameter key word synthesizable ?

Status
Not open for further replies.

appu1985

Member level 2
Joined
Jun 10, 2007
Messages
52
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,627
is the parameter key word synthesizable
 

Parameter keyword

If you are referring to Verilog, then yes, many synthesis tools support "parameter".
Your software user manual should explain which Verilog features are supported.

If you are using Xilinx ISE, then refer to the "XST User Guide" chapter "Verilog Language Support".
That chapter and the "HDL Coding Techniques" chapter are a good way to learn Verilog for Xilinx devices.
 
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…