is it possible to upload the jedec file?

Similar threads

• M

  How to instantiate another vhd file inside testbench, where the testbench is used for opening files

  • Started by metamisers
  • Jan 6, 2024
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• F

  Is it possible to make an active timestamp with the $display system task like in ModelSim?

  • Started by flammmable
  • Sep 14, 2022
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• J

  is it hard microsd driver?

  • Started by Jongyun23
  • Feb 7, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• Z

  Converting XC7300 .PLD file to .HEX

  • Started by Zag4cpld
  • Jun 4, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  What's the difference between RAM and ROM with a coe files in Xilinx FPGA?

  • Started by kevinwang65
  • Mar 11, 2024
  • Replies: 13

  PLD, SPLD, GAL, CPLD, FPGA Design